Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
cdl netlist syntax
I am trying to import some io cells for spectre simulation and am seeing some strange behavior. I have a map file that correctly identifies the devices and links them to the right pdk cells, however if a property is greater than 2 the following error appears in ni.err and the...
cdl import
I am trying to import some io cells for spectre simulation and am seeing some strange behavior. I have a map file that correctly identifies the devices and links them to the right pdk cells, however if a property is greater than 2 the following error appears in ni.err and the device...
Hi,
I am running top level simulations and being challenged by long simulation times. I need to run many sims, but they all have a common programming phase in the beginning
What I would like to do is simulate this common programming phase once and then save the operating points for all the...
Cox = εox/tox (this is Cox per unit length)
You can look up the permittivity of oxide (it's a constant). Then you can use equations in sec 2.4.2 to calculate the desired capacitances.
Re: Look at Figure 2.53(b) of Razavi's Design of Analog CMOS
I think in general at least one of the devices will be operating in the linear region - meaning you can calculate Ron (which is a function of drain voltage).
ams compile connect rule
Now I think we're getting somewhere
[ 182 ] % -: nchelp ncelab SPPBYN
nchelp: 05.40-p004: (c) Copyright 1995-2004 Cadence Design Systems, Inc.
ncelab/SPPBYN =
Spectre and spice primitives may only have ports connected by order.
Ok, so in short if my MOS...
discrete discipline logic cadence
I've been wandering through the cadence documentation (cdsdoc) for a while, but just can't find exactly what I'm looking for. I've also been following the AMS tutorial with limited success. Thanks though for your reply.
density rule in layout
As already stated above, the uniformity requirements are in place for process reliability.
However you don't need to meet the density rules manually, usually there are fill tools that come with your kit that will place dummy metal in areas where the density is too low.
cadence ams tutorial
Thanks for your input. I did find the connect library and was able to compile it. It was in $LDV_INST_DIR/tools/affirma_ams/etc.
My question now is in regards to compiled verilog-ams code. There are some standard digital cells that came with my kit, and I was using...
amsconnectlibcompile
update - i found the library connect_lib and amsConnectLibCompile, and I believe I have installed the new library correctly.
However, now during elaboration I get the following error:
ncelab: *E,CUVNCM (../SAR_cap_array/test_adc_ahdl/schematic/verilog.vams,91|57): No...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
