Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I was just curious to see how many engineers out there are switching from doing HDL based designs to designs utilizing ESL design methodologies such as SystemC or any of the other proprietary C/C++ to RTL design tools and what their thoughts on the transition are.
This can't be done with a RAM block since, the values written into the register need to be used by other blocks (i.e. multiple registers need to be read by multiple blocks at the same time), a RAM with a single or even a dual output for data would not cut it.
Hello,
I am trying to find the best way to implement a very large register file (1030+ 16-bit registers). On the write side I am using s straight forward approach:
process(CLK)
if rising_edge(CLK) then
if (RST = '1') then
...<RESET CODE>
else
if (ADDR = C_ADDR_REG0) then...
fundamentals of statistical signal processing
Does anyone know where I can get the solutions manual for
Fundamentals of Statistical Signal Processing by Kay?
libelf.so.1 cadence
Hi Everyone,
I just want to know if it is possible to install IC4141 on Ubuntu 8.04 without any hassle, and if not what needs to be done to make it work.
the importance of knowing c
Hi All,
I was wondering what everyone thought about C-to-FPGA design tools. Is this something us junior FPGA engineers be learning? or is more niche (specific to DSP applications etc).
I am familiar with SystemC and SystemVerilog for verification, but I really want...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.