Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I tried creating cookies online..the same code is not working when I did in a notepad..What could be the issue?
please verify the code below!!!
<!DOCTYPE html>
<html>
<head>
<script>
function view(){
document.cookie="username=hello";
document.write(document.cookie);
}
</script></head>...
#include<stdio.h>
#include<conio.h>
void merge(int a[100],int b[100],int *m,int *n);
void sort(int c[100],int *m,int *n);
void main()
{
int a[100],b[100],i,n,m,k;
clrscr();
printf("\n Enter no of elements: ");
scanf("\t%d",&n);
printf("\n Enter no of elements in 2nd array: ")...
#include<stdio.h>
#include<conio.h>
void main()
{
int i,n,m,p,a[100];
clrscr();
printf("\n Enter any no: ");
scanf("%d",&n);
printf("\n Where do you want to insert? ");
scanf("%d",&m);
printf("\n No u want to enter? ");
scanf("%d",&p);
for(i=0;i<n;i++)
{
scanf("%d",&a[i]);
}
for(i=n;i>=m-1;i++)...
I am getting the following error continuously :(
Primitive output connection must be a scalar net.
please check the code below.what should I change in it.I should do only in dataflow modeling.
module alu_modify_tri(Y,A,B,E);
output [7:0] Y;
wire [7:0] F1,F2,F3,F4,F5,F6,F7,F8;
input...
Hi,
I tried wring a behavioral description of two-to-one-line multiplexer.While writing its rtl code, I mentioned the target output as reg.
In its testbench, how should I declare o/p and i/p??
In other 2 types of modeling, we used to declare, wire for an o/p and reg for an i/p.
I did the...
In 4X4 K-map, can I loop top 1st two columns with the bottom 1st two columns???
I did that. But, when I verified with the solutions manual , they have done the looping separately.What I did is right or wrong ??
Awaiting your reply.
Thanks.
Hi,
I studied that, any 2 level implementation is in degenerate form, if the two level gates degenerate into a single logic operation.They illustrated with AND-AND operation to explain that concept.
But, under non-degenerate forms, NAND-NAND & NOR-NOR are listed. Their explanation seems to be...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
