Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Artist27

  1. A

    EM-IR/Current Calculation for a metal wire in layout

    Hi, Thank you for your response. You correctly stated that length matters when we are dealing with IR drop. However my question is that how can I calculate width and length of a metal trace using the maximum current flow rating that is given in the DRM?
  2. A

    EM-IR/Current Calculation for a metal wire in layout

    Hi, Thank you for your response. I worked on FinFET technologies and used Cadence Voltus Fi to get EM-IR on cell level. However, my question is that while doing a simple calculation for metal width using maximum current flow in any metal How does the length of a particular metal comes into play...
  3. A

    EM-IR/Current Calculation for a metal wire in layout

    How will you calculate width and length of a metal wire if a certain current rating or requirement is given to you? I know that we can calculate metal width but I am not sure how the metal length comes into play.
  4. A

    How does Well proximity effect (WPE) affect threshold voltage of the device?

    Can someone please explain how Vt of both PMOS and NMOS is effected by WPE.
  5. A

    Why is an Nwell guard ring needed with deep nwell?

    While making an analog layout, We always use nwell ring with deep nwell? why is it so? Can I use just the deep nwell layer?

Part and Inventory Search

Back
Top