Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by arsenal

  1. A

    when care about SFDR, SNDR

    hi, When should we care about SFDR? and when SNDR? For DAC design, which should we care about? thanks, arsenal
  2. A

    hi Could I assign a variable new value in verilog?

    hi Dave, How about a global variable that will be referenced in many modules? thanks, arsenal
  3. A

    hi Could I assign a variable new value in verilog?

    In verilog, I need a variable to be assigned some value at beginning and another value after some time during simulation. Then how could I define this variable and how to re-assign the value? thanks a lot, arsenal
  4. A

    how to extract the high freq signal out from the attached waveform?

    hi Jason, That applet is good. Thanks a lot. - - - Updated - - - hi all, Thanks a lot for your help. Actually v1~v4 might droop due to attenuation and isi in long cables. The high speed can be several Gbps and the slow one can be as low as several Kbps while they are coupled together on...
  5. A

    how to extract the high freq signal out from the attached waveform?

    Say, output toggles from ground to vdd. thanks,
  6. A

    how to extract the high freq signal out from the attached waveform?

    how can the high freq component signal shown in the attached pic be extracted to cmos output? thanks
  7. A

    design sample ana hold circuit using op-amp

    You cannot just ask for values! Run simulations first. You know fs, power supply, and input range, then you have do run sims to make sure the 1st opamp amplify the input to the desired range and filter the outofband noise. Then decide the switch and the cap to make sure it settles in less than...
  8. A

    How to make use of deadzone in PLL?

    always heard that deadzone needs to be removed in pll, and some very experienced engineer told me that actually deadzone can be utilized somehow. Then when should we make use of it? thanks,
  9. A

    Floating node identification method==> hsim method

    Hsim would give out a file as hsim.conn, where those floating nets would be listed
  10. A

    A Question About SC Integrators

    so cs/ci=16? but it seems at 90degrees phase shift u should get 11.3mv amplitude instead of 8mv?
  11. A

    What's the effect of M2&M3 in this bias circuit

    there should be another nmos to pull gate of m3 down 1st.
  12. A

    amplify 2MHz sin wave from 1.45-1.8V to 0-3.3V

    try attached schematic, tune r3 such that half vdd is added, make sure ur amp is rail-to-rail.
  13. A

    current sensing technique for boost

    just curious, why not mirroring?
  14. A

    1-cell and 2-cell lion battery

    hi, Shall I know the difference between 1-cell and 2-cell lion batteries? Is 2-cell simply composed of two 1-cells? or is there any phisical difference between them? and how about the voltage range? thanks a lot arsenal
  15. A

    About current mode buck converter

    thanks Miguel , But u are talking about the comparator which compares feedback voltage and reference voltage. I was refering to the one labeled as Modulator in the picture, and how about this Rf before the modulator? thanks Added after 3 minutes: thanks bob, I am talking about Rf at the...
See more

Part and Inventory Search

Back
Top