Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by arizona333

  1. A

    be@keley EE247 video for spring 2004

    Hi, Does anybody know where to find be@keley EE247 video for 2004 spring semeter? The online webcast only provides 2005 spring class video. Thanks,
  2. A

    Cadence 180nm model file

    Re: cadence model file Where does not model used for? cadence or hspice?
  3. A

    Where can I get some op-amp schematics?

    Re: Design Op-amp I tried to download those huijsing's book. It failed: the link was removed? Can anybody help me? Added after 32 minutes: Try huijsing's op amp book. it is a very good book for op amp designers.
  4. A

    Help with NMOS Transistors!!

    What's the advantages and disadvantages of pure nmos logic gates?
  5. A

    advantages and disadvantages

    I can remember that the CMRR is not so good for ac coupled amplifiers.
  6. A

    [urgent] audio DAC to drive speakers

    Some audio DAC can drive headphones. For speakers, you probably need a dedicated driver.
  7. A

    analog ground and digital ground

    isolated digital ground from analog In most cases, analog ground and digital ground will be shorted at one point. The purpose is to isolate those noisy digital ground from analog ground.
  8. A

    Analog and Digital Design

    It does not matter which area you choose. It depends on the area you can keep your interste for longer time.
  9. A

    fully differential two stage opamps

    where is the attachment search place? Thanks.
  10. A

    analog design and Hspice learning

    I think the best tool learning paper is its manual.
  11. A

    Poly-Poly capacitor vs MOS capacitor

    what's the advantages of p-p cap versus mos cap? linearity?
  12. A

    measure Vil Vih Vol Voh in cadence

    voh vih I think cross function only give me Vih and Vil, but how to measure Voh and Vol? Thanks
  13. A

    measure Vil Vih Vol Voh in cadence

    vih vil voh vol Hi, Does anybody know how to measure the Vil, Vih, Vol and Voh of an inverter in cadence? Thanks,
  14. A

    Plot Gm/Id in Cadence Spectre?

    dc sweep gm plot cadence what the version of your cadence? i use 5.033 but can not find op analysis.
  15. A

    cadence gm/id simulation problem

    gm over id Hi, I'd like to run basic gm/id methodology on nmos device to extract the plot of ft versus gm/Id, Id/W versus gm/Id, and Id/W versus vgs-vt, etc. But when I plot those relationship in calculator with "OP" operation, it does not show me the right figure (The curse is straight, it...

Part and Inventory Search

Back
Top