Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by aquanaut

  1. A

    [SOLVED] AXI4-Lite Read Error

    Hi, I found the solution of this problem. There was an issue with MAC core reset. The core was staying in reset due to which it was returning SLVERR in response. It was working with Tri-MAC because the reset is different for it than 10G MAC. Thanks
  2. A

    [SOLVED] AXI4-Lite Read Error

    Hi ass-ee, Thanks for your reply... These signals are capture from hardware through ILA debug core, like chipscope. So because of sampling frequency, it doesn't show correct duty cycle otherwise I have generated this clock from MMCM only. The interesting thing is, the same interface works...
  3. A

    [SOLVED] AXI4-Lite Read Error

    Hi All, I'm using Xilinx's 1G and 10G Ethernet IP core which has AXI4-Lite interface for register access. I'm using only one AXI interface to access both the cores. When I read 1G registers it reads correctly but when I try to read 10G registers it gives SLVERR, that is rresp="10". I have...
  4. A

    Red wave signal in MdelSim

    queencythea, As mrflibble said, it is X (unknown value). As I can see in waveform, this is because of improper reset. Try this tb instead of yours, `timescale 1ns / 1ps module upcounter_tb; reg reset; reg enable; reg clk; wire [3:0]out; upcounter uut ( .reset(reset), .enable(enable)...
  5. A

    Packet Classification in Virtex-5

    I'm still not clear about range mapping... For simplicity, lets use TCP/UDP destination port number (16 bit) for classification. Its of 16 bits so 0 to 65535 are the possible values. Now if I want to classify packets (only using this field, ignore other fields) with "any range", lets say...
  6. A

    Packet Classification in Virtex-5

    I thought of mapping range into CAM but I'm stuck at mapping any range to CAM. Especially, I need to map range for IP Src/Dst addr (32+32bit), VLAN (12bit), MPLS (20bit) and TCP/UDP Src/Dst port number (16+16bit) fields. Can mapping using single bit map all the possible ranges for given fields...
  7. A

    Packet Classification in Virtex-5

    Thanks for your reply.... My implementation is bit different, let me explain it. Here I want to classify the incoming packets into different streams based on filter conditions. These conditions may be based on IP source/destination address, TCP/UDP source/destination port number, protocol etc...
  8. A

    Packet Classification in Virtex-5

    Hi, I want to implement packet classification based on ETHERNET/IP/UDP/TCP packets. So during search I found that CAM core can be used for classification. But it has limitation that it can not classify range of data which is main thing for classification in design. Is there any possible...
  9. A

    Sequence Dtector "111" using moore state, Altera Quartus II, verilog HDL

    Re: Sequence Dtector "111" using moore state, Altera Quartus II, verilog HDL Hi, Can you please give some more details about how are you experimenting your problem on board? I mean how are you giving input x from board and how are you deciding whether it is working or not? What should happen...
  10. A

    Random Numbers at particular rate in fix time interval

    Ok...Thanks for your solutions... I will try it for my implementation. Thanks again....
  11. A

    industrial autmation VS Embedded system

    Yes I'm completely agree with Jinzpaul4u. Embedded is very good field. You will find new challenges daily in this field, not just repetitive work. You can learn new things even after years of experience. So this is my view.... Choice is yours...!!
  12. A

    Random Numbers at particular rate in fix time interval

    Ok...lets not use Poisson Distribution for this. So using LFSR can you please elaborate how will you send 10 packets in a 1 sec time interval, as I have given in my first post example? What should be the t1, t2,...t9 value?
  13. A

    Random Numbers at particular rate in fix time interval

    From **broken link removed**... Under Random Processe->Poisson process. After going through this I came to know about this...
  14. A

    Random Numbers at particular rate in fix time interval

    I didn't get you...how can I generate Poisson's distribution using simple LFSR? Can you please provide some more details about it? Or can I generate random number distributed in Poisson dist fashion, from Normally distributed numbers?
  15. A

    Random Numbers at particular rate in fix time interval

    Thanks for your valuable reply.... I have spent lot of time for this. I have found that Poisson Distribution is good option for this but I don't know how to apply Poisson Distribution for this implementation and whether it can be implemented in hardware or not.
See more

Part and Inventory Search

Back
Top