Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by appala.pradeep

  1. A

    FPGA(Xilinx) IP Cores needed!

    hi
  2. A

    how to add filler pad in soce?

    not connect pad io encounter filler Yes, you are correct adding filler cells will also decrease fabrication compleities such as mask
  3. A

    What is port swapping and why is it done for reducing delay?

    encounter port swaping means swaping of io ports so that they are placed near to digital logic it connects thus reducing delay in the critical paths let me know if u have more doubts
  4. A

    About Dummy Instertion using Encounter Platform

    Adding OBS for the Macros is smart solution other wise you can go through adding blockages on everymacro anyway u have to delete obs/blockages added before exportiong gdsii in former we have to run metallfill with obs in lef and get the metall fill database save it , exit and once agrin we have...
  5. A

    how to place & route in CADENCE?

    socug is very good start, but it takes time be patiance
  6. A

    How to load the libraries from 4.1 version to SOC encounter 5.2?

    encounter Hi first i write the problem as i understood you have copied the *.lib to dir X while you importing those lib's using gui you are not able to found them is it?
  7. A

    do i need to balance the skew

    Hi Narasiah, I think there is no need to balance the skew, generally we will keep latchs as exclude pins. since gnerally they are used to divide scan chain etc...
  8. A

    in a CMOS circuit, what is meant by drive strength ?

    drive strength of cell cmos drive strength is defined interms of basic gate i.e. NAND / NOT gate let the basic gate is NOT then X2 defines the gate you are using can drive cap ie is 2 times of NOT gate generally NOT gate is used for define metrics in CMOS technology
  9. A

    NAND or NOR is faster

    Cosidering CMOS logic 0-1 transition is faster in NAND compared to inv 1-0 transition is faster in NOR compred to inv
  10. A

    Looking for First Encounter training course

    First Encounter Thanks for the nice material. i will be verymuch use full to soc enocunter begineers to get a brief overview.
  11. A

    Inputs for Soc Encounter

    generally customer will give the io placement order on the chip using that diagram we have to write io file
See more

Part and Inventory Search

Back
Top