Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by anishsingh

  1. A

    Hilbert Transform usage in Envelope Detection

    Hi I am working on envelope detection of a speech signal using Hilbert transform in matlab.. It's mentioned that assuming signal is y(n) abs(y(n) + j*hilbert(y(n)) gives envelope of the signal.. How can this be interpreted intuitively?? I didn't understand the logic behind this... Could someone...
  2. A

    Problem in ASIC Synthesis

    Hi I am trying to do a synthesis of verilog code by using RTL compiler .. The code got correctly compiled in modelsim but is giving errors while rtl compilation .. I am using .. parameter signed b0 = 8'b00000011 ; .. lines in codes to supply constants.. The rtl synthesis is giving the error of...
  3. A

    analysing an Eye Diagram

    U may look into simon hayking book on communication systems for an idea about eye diagrams .. MATLAB too has specific commands for computing these diagrams.. Look for sample codes in Lathi book ...
  4. A

    what is the difference between optics and photonics?

    Optics is a general area of physics covering a wide range of topics like physical optics, ray optics and practical areas like lasers, antenna theory etc.. Photonics is the application area of optics having a wide range of applications in fiber optics , signal processing and wireless communiation ..
  5. A

    How to reduce the size of diode and place it in an IC?

    Re: Ic design and layout They create superdiodes from op amp circuits which are of course very small in size !! Look up the area of precision circuits .. Superdiodes have a very low Vt value ~ 0 and can be used as a rectifier ..
  6. A

    Doubts regarding FIR Filter Test bench

    Hi I am required to create a test bench to test my verilog code for FIR filter of order 7 (low pass) design for cutoff 2 khz. While writing a testbench ho should I give in 8 bit binary inputs to test filter functionality ??
  7. A

    Help in Verilog Code for FIR Filter

    How do I represent a number such as -0.2 in binary in verilog code ????
  8. A

    Help in Verilog Code for FIR Filter

    Hi I am trying to implement 8 tap (7th order) Low Pass FIR Filter in ASIC semi custom design by writing its verilog code & testbench .. How do I represent the filter coefficients in the code ( which may be +/- ve and have fractional parts) ..? Can I write direct statements for addition &...
  9. A

    need suggestion on choosing Pd.D topic

    I think FPGA based high performance design is a great research area today ! Search in the research websites of good universities !
  10. A

    changing the frequency

    I guess addition of multiple counters in a series would serve the purpose also !!
  11. A

    Inverter Design Issue

    Some more : Do I need to give some kind of transient stimulus in cadence virtuoso to get oscillator into running.. Everything is coming in saturation and the voltage is settling to a fixed value in trans response Plzz Help !!
  12. A

    Verilog doubt regarding Z^-1 implementation

    How do we implement a delay block in dsp systems (represented by z^-1 ) while verilog coding for semi custom asic design ??
  13. A

    Inverter Design Issue

    Hi , i am supposed to do a full custom design a 1 Mhz cmos ring oscillator consisting of 5 stages of inverters with CL = 10pf. The delay of each stage comes out to be 0.1 usec.. i am using 180 nm umc cmos technology with 3 volts supply.How do I find the W/L values of each transistor? I know the...
  14. A

    Doubts regarding design !!

    Hi , i am supposed to do a full custom design a 1 Mhz cmos ring oscillator consisting of 5 stages of inverters with CL = 10pf. The delay of each stage comes out to be 0.1 usec.. i am using 180 nm umc cmos technology with 3 volts supply.How do I find the W/L values of each transistor? I know the...
  15. A

    Help Reqd in step response of a LOW PASS filter..

    Hi , I have tried to make a low pass filter of sallen key topology with a folded cascode OTA + a common drain stage and resistive feedback. The frequency response is coming out to be correct and phase margin of around 70 deg. But giving a step i/p from 0 to 1 volts, i get a spiky response which...
See more

Part and Inventory Search

Back
Top