Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by angadir

  1. A

    R there any VLSI companies in Australia?

    Hi frenz, Can anybosy tellme if there are any VLSI companies in Australia? Thanks,
  2. A

    Voltage and cell delay of a cell (STA)

    Hi friend, I do have this info...but what I m looking for is the detailed explaination for each of these PVT factors. And their % of contribution in determining the delay of the cell. Thanks, Ravi
  3. A

    Which country has best opportunities (work and Pay) in VLSI

    Re: Which country has best opportunities (work and Pay) in V Are there any compaies in Austrilia?
  4. A

    Voltage and cell delay of a cell (STA)

    Hi Everybody! Can sombody telme why is that the cell delay reduces when the voltage increases? When we consider cell delay in STA. PVT factors...Which is the most dominating factor of these three and what are their percentages in terms of influence on cell delay? Thanks Ravi
  5. A

    Looking for information about OCV

    Re: OCV Why is OCV set only for Hold and not for the setup ?
  6. A

    Why do we only consider cap-load for STA?

    Re: Why Cap load? Thanks rjainv
  7. A

    Why do we only consider cap-load for STA?

    Hi Ebody! Why do we consider only cap-load for STA? Thanks!
  8. A

    Diff b/w SPEF,SDF and Incremental SDF ?

    what is the unit of capacitance in spef Thanks pal.... Would any one like to add more to this ?
  9. A

    Diff b/w SPEF,SDF and Incremental SDF ?

    incremental sdf Hi, Can anybody explain in detail whatz the difference between SPEF,SDF and Incremental SDF ? Thanks
  10. A

    Why there is no transition with autoprecharge in DDR SDRAM?

    Re: DDR SDRAM Pl read the question carefully !
  11. A

    Why there is no transition with autoprecharge in DDR SDRAM?

    Hi ! I have a question on DDR-SDRAM. Why is it that we dont have a transition from READ to WRITE or READ to WRITE with AUTOPRECHARGE ? Thanks! Ravi
  12. A

    Where can metastable window for a flop be found?

    Re: Metastable Window. Well, If I m designing my own Dflip-flop...How do I calculate it?
  13. A

    Where can metastable window for a flop be found?

    metastable window Hi frenz, Can anybody telme how can I find the metastable window for a flop ? Thanks!
  14. A

    Modelling D-FF as a +ve feedback

    Has any one modelled a DFF as a +ve feedback ? Is there any document disussing this? Thanks!
  15. A

    How could I measure metastability in silicon?

    Can you please tel me how was it done?
See more

Part and Inventory Search

Back
Top