Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There is a status signal wich flags every time I should use external or internal.
- - - Updated - - -
Here is the entire requirement*:
"Our block retrieves a xPPS signal generated by the an external module , which are synchronized data frames.
This signal of a frequency of 1 Hz , is used to...
The deal is that the internal signal has to replace the external signal, in order to keep a clean clock for a later counter. ( it has to be exactly 1 s, because I have to extract the date (hh,mm,ss) from some frames and when the external is off, the frames are off and I have to keep counting...
There is something I have in mind.
When rising edge of N ms is met, I shall enable a frequency divider, that will output exact N ms (the value is known) and will be working in parallel with N ms signal.
The status signal will control a MUX block. When is HIGH, the block will drive the N ms...
Ok. So let's say that my external signal has a period = 500 ms. It is running normally untill status will go low, and let's pretend that are 100 ms left untill next rising edge of external signal is met. In this case, I shall not take in account this signal and drive the internal signal to...
Hi,
There are two signals who must be taken in account. First is the status signal, and then is a N ms period signal, wich will increment a module later.
Now, every time the status is active, I have to check the local clock accuracy (?) according to N ms signal and synchronize the N ms...
Hi, Maulin.
Fortunally, I figured out how to solve that problem and I would like to apologise because I didn't post here.
I had to exclude DFS1 gate from design with Leonardo Spectrum tool. After I did this, everything was fine.
Thank you for your time.
Best regards,
Andrei Salahoru
Hello, guys.
First of all, I am thankfull to be part of this forum.
Now, I have this problem when I am trying to run DftAdvisor for 68HC08 top file. It says that "
Warning : There are 122 S1 violations ( unstable nonscan cells when clocks off ).
122 non-scan memory elements identified as...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
