Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by AndaMan

  1. A

    PROM to PAL/GAL converter

    Please give more specific information how many input/output and PAL/GAL device number. PAL/GAL logic is only subset of PROM not all design can transfer from PROM to PAL/GAL.
  2. A

    DC Motor Velocity Control

    Microchip have lots of literature related to DC servo motor control you can search from their site. I recoomend app-note # an532,an696,an718,an893,an894,an896,an899.
  3. A

    How to design the simplest FPGA dev. board?

    I use this board the schematic (on last page) is fairly simple and programing cable is just direct cable from parallel port. works with xilinx ISE. **broken link removed** they also have manual in english, please seek.
  4. A

    USB 2.0 implementation on FPGA

    opencores.org has some open source usb core.
  5. A

    Looking for information about HC11

    MC68HC11E1 VHDL CODE green moutain computing system inc. has free vhdl source for hc11 you may use their code at starting point. **broken link removed**
  6. A

    Homebrew programmer project for PLD ?

    I used to built one 20 years ago base on appleII computer, it's quite complicate required numbers of of multi-state logic 0v/5v/12v/Hiz pins (8-10 pins) and PAL is one-time programable you may waste lots of chip before the programmer will work.
  7. A

    linear scale counting in vhdl

    This may be the thing you are looking for. **broken link removed**
  8. A

    I want to build a telephone dialer with only mcu

    project pcd3311 this application note may give you some ideas. http://www.sxlist.com/images/sxlist/AN6_DTMF_gen.PDF
  9. A

    CAN transciever SCHEMATIC !!!!

    Can transceiver is mixed digital+analog device cannot implement in FPGA.
  10. A

    How to measure subnanosecond pulse risetime?

    Thank you very much biff44 Gated clock flip-flop with delay line technic looked very easy to deal with, I will try that. Thanks again for your useful helps and infomation.
  11. A

    How to measure subnanosecond pulse risetime?

    subnanoseconds pulse Dear All experts, I'm working on designing subnanosecond pulse generator with limited of test equipment 100 MHz BW. (1 Gs) Tektronics TDS220 only. Do you experts here have any tip and trick to estimate risetime of the generated pulse? Thanks.
  12. A

    Motorola-S to Intel HEX file converter

    Motorola-S to Hex Search for Guy Dunphy's X2X on the net.
  13. A

    Which of these would you prefer?

    if sinewave generator+power mosfet is pwm, regulator state can be removed to save energy and output voltage can be controlled by feedback output to pwm.
  14. A

    Bit counting code snippet

    This bit counting code snippet idea was took from chip design (VHDL) people and implemented in ST to count number of active switch (arrange in 16 bits word) or to detect co-incident switches. It is fast, no looping, complete in single scan cycle. Can modify to support less or more bits...
  15. A

    What I need to start with WAGO PLCs?

    WAGO PLCs I am using Beckhoff System, very similar to WAGO, but have more hardware choices, software TwinCAT (similar ot WAGO I/O PRo32) by CodeSys is great with IEC-61131.
See more

Part and Inventory Search

Back
Top