Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Analog.World

  1. A

    Noise Summary in ADEXL

    ADEX-XL also has the same feature. Try right click on any result in ADE-XL outputs after a simulation , you will find direct plot and "print" as options in the pop-up menu. Or open the Test state (basically ADE-L), there navigate as you do usually in a ADE_L window.
  2. A

    Modelling a current mirror

    I guess "Current-Controlled Current Source" CCCS from AnalogLib can be used.
  3. A

    Folded Cascode Small Signal Analysis and Equivalent circuit

    I believe books are best suited for your query. Else watch online youtube videos on fundamental/basics of analog IC design .
  4. A

    calculating the current consumption of the inverter

    How you are measuring I_total ? Usually, Inverter's power consumption is evaluated as an average current consumption from supply. And the data is quoted along with input clock frequency.
  5. A

    Wells and diffusions

    The absolute value of these parameters are technology dependent. One should be able to obtain them from PDK documents or asking the concern foundry for them in specific. Generally, Length of n+ and p+ diffusion are significantly dependent on the W & L of the Mosfet. You can get a feel of...
  6. A

    Stb and AC analysis don't match

    In AC analysis , iprobe is ignored(shorted). Hence probing ac response on the output node will give you closed loop response and not the open loop response. In Stb analysis, first dc operating point is evaluated (i.e. any ac signal is set to 0V), then small signal transfer response from...
  7. A

    Design of single stage CS amplifier

    Try Gm/Id methodology ...
  8. A

    Why does Miller Compensation affect LDO PSRR?

    In miller compensation, one adds additional cap. between drain and gate of the power Mosfet. This cap. in series with the stabilizing cap. (or simply the cgs cap.) of the power Mosfet forms a AC path from power supply to the LDO output. Hence effecting the PSR of LDO.
  9. A

    P-Channel MOSFET as Switch vs. Rectifier

    @ Harvie, Mosfet is a four terminal device. Mosfet would be truely "Unipolar", if the fourth terminal is available in the package. But as shown in the video, usually standalone (n/p)Mosfet chip has only three terminals. Where it is understood that, the substrate and the source terminals are...
  10. A

    An nMOS or a pMOS transistor with two fingers

    Normally when fingers are used , Mosfets are abutted. I.e for 2 fingers , the sequence will be S|D|S or D|S|D . Here area of drain and source doesn't effect the MOSFET's characteristics, they should be just big enough to accommodate the current flowing through the device. The selection between...
  11. A

    IN Cadence ADE-L/XL , force netlist to run before every re-run ?

    Hi erikl, It is ADE-L , part of cadence IC6.1.6
  12. A

    IN Cadence ADE-L/XL , force netlist to run before every re-run ?

    Hi All, In Cadence ADE-L , typically when one hits "SIMULATION" Button , it checks whether the schematic is updated or not w.r.t the previous run. If modified, it re-creates the netlist and follows with the simulation. Sometimes , this internal checking mechanism of cadence fails and...
  13. A

    1MHz phase noise point for Phase Lock Loop

    Why most journal and book authors quote 1MHz phase noise data ? What is the physical significance behind it ? Something to do with specification from communication related application ?

Part and Inventory Search

Back
Top