Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Amy25

  1. A

    Wire Shielding sensitivity signal

    can we have a preference if both of them are accessible?
  2. A

    Wire Shielding sensitivity signal

    what are diffrent scenarios to use vss or vdd shield. eventhough some prefer vss shiled there are cases of vdd shiled as well
  3. A

    Disavnatages of common centroid matching

    also it adds more capacitance
  4. A

    What are the different DRC violations that can be observed below 22nm technology ?

    Hi, There are thousands of new rules added below 22 nm technology associated with the new layers and also for multiple patterning. Take more care in laying out from base layers so that you dont have to spend more time in fixing them.
  5. A

    LDO Feedback Resistor LVS error

    hi, Check for your bulk connections. and I don't see the vss in layout connected anywhere
  6. A

    Active region in Candence for 45 nm node

    hi, active region means your n diffusion or p diffusion. check for that
  7. A

    clarification on double guard ring

    Hi, Confused about the order in which ptap ring and ntap rings used in double guard rings. which one should come in the outer region ? and which one should be inner? and why? I read both way (either p+ outside or n+ outside). Please explain with sufficient reason and why not the other method? If...
  8. A

    Why to consider via density in layout

    Hi could you please give some more details on fabrication point of view what you mentioned
  9. A

    Why to consider via density in layout

    Hi, Why we need to satisfy the via max/min density in layouts? Only metal density requirement is not sufficient? What is the effect of vias in fabrication/CMP is considered. or any other reason for via density requirement
  10. A

    What is reverse antenna effect

    Hi ,could anyone explain the reverse antenna effect??
  11. A

    Effect of WPE on nmos

    Hi, How nmos is affected by WPE. WPE is associated with nwell implanation and pmos sits in nwell not nmos. Thanks
  12. A

    Clarification on EM current

    Hi, Which type of current is considered for EM calculation? Ipeak,Irms or I avg and why?
  13. A

    How to design a Gm-c filter

    Hi all, Do anyone know the schematic design of a gm-c filter. I don't have much knowledge about the design part. Please help to start with Thanks in advance.
  14. A

    why double patterning is not used for all layers

    hi All, Why double pattering technique is not required for all metals layers in lower technologies??
  15. A

    Need for maximum density limit

    Thanks for the reply! But can you please explain me what is the harm in not meeting minimum/maximum density requirements set by fab? specific to each
See more

Part and Inventory Search

Back
Top