Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am trying to plot a digital signal using calculator after transient analysis.
I am able to get the faithful result at individual output.
However, while trying to calculate an expression (4 * VT("/oB<2>")), and simulate it, I am not getting the value 4. Instead I am getting 20V on Y-Axis...
Hi,
I am a new with verilog-AMS. I've developed a behavioral model of a lowpass filter.
`include “disciplines.vams”
`include “constants.vams”
module lp_filt_beh (sig1, sig2, gnd);
inout sig1, sig2, gnd;
electrical sig1, sig2, gnd;
parameter real res = 1K;
parameter real cap = 1u;
analog...
Hi,
I'm new with AMS designer.
I've few basic questions:
1. Could anyone please explain me the differences between co-simulation and AMSDesigner-with ultrasim simulation (AMS-Ultra)?
2. Does ultrasim support simulating RTL verilog codes?
3. How the Mixed Signal circuit gets simulated with AMS...
Hi,
I have understood that if the Vds of an NMOS is greater than overdrive voltage, the NMOS channel will be pinched off. If we increase the value of Vds, the channel will be more pinched off towards source and hence, the effective channel length will be reduced.
My question is:
If the channel...
Hi,
Could anyone please explain me what sub-threshold region of operation of a MOSFET and what are the conditions to be satisfied to operate a MOSFET in sub-threshold region.
Thank you.
Hi,
In the above schematic attached, I have calculated rin and Iref and both the parameters are the same for fig (a). and fig (b).
rin = R + I/gm and Iref = (Vdd - Vth)/ R.
Could you please clarify me, which way of connecting the circuit is correct and why?
Thank you.
Kind regards.
Hi,
I have checked with TSMC180nm process technology file (rf018.scs).
Nowhere, I have found a device parameter called rds.
Could you please guide me where where can I get the value of rds(on) for nmos2v cell of 180nm technology?
Thank you.
With regards.
Hi,
I have read the article on current mirror and understood that current mirror using PMOS can be used as current source and current mirror using NMOS can be used as a current sink.
I am not sure, where can I use current sink current mirror and where current source current mirror in the...
Hi,
Thanks for your reply.
In depletion-enhancement type MOSFET, the same device could be used as a depletion mode and/or enhancement mode.
How can it be possible that the same equations could be true for both the modes?
Thank you.
Kind regards.
- - - Updated - - -
PMOS enhancement type...
Hi,
I have a few doubts about depletion type MOSFET:
1. The schematic symbol of Depletion type MOSFET and Deletion-Enhancement type MOSFET are the same. Therefore, if any one of them is used in a circuit schematic, how can we distinguish them?
2. For Enhancement type MOSFET, the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.