Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by amara

  1. A

    What is the diffrence between DRC and DFM ?

    What is the diffrence between DRC and DFM ?
  2. A

    Negative unate / Positive unate logic & Low skew cells

    Can anyone explain what are the Negative unate logic cells, Positive unate logic cells, Special cells and Low skew cells?
  3. A

    looking for 65nm technology

    If you any doubts you can feel free to ask the doughts hear or mail me aar_a002@rediffmail.com
  4. A

    What's the definition of a stick diagram?

    Defination of stick diagram?
  5. A

    standard cell -diff b/w High speed and ultra high density

    Hi All, We have designed 65nm technology for 12 - Track and 7 - Track cell height. But they have mentioned that 12- Track is high speed library and 7 –Track is ultra high density library. So I want to know that difference between high-speed and high density cells
  6. A

    How to calculate the standard cell height?

    how is std cell height determined Thanks Shiva, You have explained correct. I will be touch with you & your friend. Regards Amar
  7. A

    How to calculate the standard cell height?

    heght of standard cell Thanks Shiva, Recently we did 7 - Track height for standard cell layout for Ultra high density cells. Here I have clarifications on track width as you mentioned that track width equals to metal width is it metal 2? Because in our design m2 width and spacing is...
  8. A

    How to calculate the standard cell height?

    Dear All, How we can calculate (fix) the standard cell height? Is their any document available on this? Thanks
  9. A

    What is the difference between ECO cells and conventional standard cells?

    Re: ECO cells Hi All, I am working on standard cell layouts. Customer has given ECO cells schamtics to do layout, these ECO cells contains the straight poly and remaing are same like normal standard cells I don't the applications of ECO, where exactly they will use and also i need...
  10. A

    What is the difference between ECO cells and conventional standard cells?

    What is diff between ECO cells and conventional standard cells. where we will use the ECO cells? Is there diff between ECO and Gate array cells.
  11. A

    Why two nmos pass transistors used in 6TSRAM deign

    Hi Can anyone can explain why 2 nmos pass tranistors used (instead of 1 nmos and 1pmos) in 6T SRAM Memory Design Layout and also explain sense amplifier use.
  12. A

    This is with respect to Anlog layout

    Hi, Presently we have completed the standard cell layout designs. Now we are going to do Analog Layout, so i need clarifications for the follwing things 1. How to select the Block area for indivisible blocks. 2. How to select the matching concepts 3. How to place the Guard rings. 4...
  13. A

    Grid offset in Standard Cell Design

    In standard cell layout design, what is the main consideration of Grid with offset or without offset? What are advantages and disadvantages of with offset grid and without offset grid?
  14. A

    How gate count is calculated

    Hi Mahanthesh, Thanks for ur reply.
  15. A

    standard cell characterzation

    How we are going to design a digital circuis( for exm how to find a width of transistor and other parameters)
See more

Part and Inventory Search

Back
Top