Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by amanyuny

  1. A

    Calibre Rules File: DRC SELECT CHECK

    Yes. If you use "DRC SELECT CHECK" statement, Calibre DRC only perform user-specified rules like rules you specified.
  2. A

    Soc Encounter Spacing Violations

    Hi yjh106, 1. No, They are different. DRV violations will bring timing issue when out of table at *.lib file enev if you have no timing violations. verifyGeometry only perform short , spacing ...geometry check. No timing issue. 2. Could your check these error when using calibre or...
  3. A

    Soc Encounter Spacing Violations

    Hi 1. DRV means max transition, max cap, max fanout violation. It's not the same meanings of the error flags of verifyGeometry. 2. Are your follow pins minimize width? Or probably be shifted with certain distance?
  4. A

    calibre lvs warnings with unattached label

    Hi Greatrebel, I think the command is right, but I don't know why the calibre can recognize your top cell port "acc_out[0]". Could you modify your port name from acc_out[0] to acc_out0 and run again to see if tool can't recognize brackets on top ? If the warning are still the same...
  5. A

    calibre lvs warnings with unattached label

    Do those warnings same with before?
  6. A

    calibre lvs warnings with unattached label

    Hi Greatrebel, Look likes you didn't put your label onto your top cell. You can try it by adding following colume into your rule deck. LAYOUT TEXT "acc_out[0]" 938.5 595 137 top_cell_name or LAYOUT TEXT "acc_out\[0\]" 938.5 595 137 top_cell_name If still have warning, please...
  7. A

    Correlation between signoff & implementation flow

    Before routing, we need to correlate the delay calculator of APR(socfe) with signoff tool(primetime). After routing, we need to correlate the RC extraction engine of APR(socfe) with signoff extraction tool(starRCXT)
  8. A

    How to do LVS for a digital design

    First of all, you should get two files of std cells from your vendor : First, gds file to streamIn to your layout view(Laker) as a refenence library. Second, spice file to included in when doing LVS(calibre). Using your P&R datebase to get final gds and streamIn to layout view with reference...
See more

Part and Inventory Search

Back
Top