Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
verilog problem..
can you correct my code... i dont how to use switch with the clock. so that when i on the swicth the clock start j is start counting. plez help me.
module counter(
output reg [7:0] keluar,
input clk,
input switch,
);
// reg [5:0] result = 6'b000000;
reg en = 1'b0;
reg [2:0]i...
anyone know how to call data from .txt using vhdl code?
i have develop a rom that store data like below....
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_signed.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx...
floating point to binary
hi..
how can i convert value 0.3 and -0.3 to binary to store the binary value in my rom?
can anyone give an idea.
should i do it like this.....
i try to convert it to 8 bit.
so the last bit is for the sign number. then i get the answer is 00010011 for value 0.3 and...
hi...
i am doing my project about look up table...
i have 4000 data with value like this
data no > value
1 > 0.3
2 > 0.4
3 > 0.8
4 > 0.3
5 > 0.5
6 >...
how can i built a look up table inside fpga based on the data in table below. the table is until data no 4000. please help me. i am new in fpga and vhdl code. thank you.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
