Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Usually how to decide the size? In addition, is it needed to make the PMos transistor three times lager than the nmos due to the different mobility?
Best Regards,
Jian
voltage depend on
Hi
I need a voltage of 2.5V at room temperature(27°, Vcc=3.2V), which required to be rise accordingly with Vbe(roughly 2.7V at 120 degrees). In addition, it should also increase with the same amount (300mV) if Vcc raised to be 3.5V.
Could anyone provide any suggestion...
spectremdl ocean
Hi,
I 'd like to vary a parameter which is already defined in the netlist. What I want to do is to first simulate with an initial value. Then calculate an optimal value and simulate the second time with this one. Could anyone tell me how to do it?
P.S. What is the difference...
spectremdl time
Hi,
I 'd like to vary a parameter which is already defined in the netlist. What I want to do is to first simulate with an initial value. Then calculate an optimal value and simulate the second time with this one.
Could anyone tell me how to do it?
Hello,
I read the spectre MDL user guide and reference. In the turorial there are some predefined functions like max(), deltax(), risetime() and so on. The question is where can I find the rest ?
THX in advance
hi all
I am doing 12 bits DAC with classical segmented current steering structure. Totally I have 40 bipolar cascode current cells. Could anyone suggest me how to design the bias circuitry to bias these current sources? How should I divide them into several groups and what kind of current...
Hello,
The problem is as follows,
When I put 10ps for the maxstep in the option of transient simulation, I saw some steps running at 6 or 7 ps. When I set both step and maxstep to 5ps, then the simulator run at 2 ps for some step. Finally I tried with 1ps, then 50as appears....
How could...
Hello,
I have a question about the use of DFT in cadence. My 12-bit DAC has the sampling frequency 1.5Ghz. I use an ideal 12bit ADC to generate the input signal of DAC. My target is to find the SFDR of 2 frequencies(any) between 0-750MHz.
So the questions are
1. how should I choose this...
veriloga genvar not supported
Hello,
I wrote a short code to simply handle my input signal. It can pass the compilation but the output waveform is really strange. If I don't use vector but list all the ports one by one, it works which means the code itself functions well.
In addition, I also...
Hello DenisMark,
I just found related info as follows,
region=fwd Estimated operating region. Possible values are off,
fwd, rev, sat, or breakdown
I still don't know how it is corresponed to the numbers that cadence shows me.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.