Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by akash_joshi

  1. A

    50nm Short Channel Model Simuation using ELDO

    Hi, I am trying to simulate a design using ELDO Simulation using the 50nm Short Channel Model file obtained from https://cmosedu.com/cmos1/book.htm But i get the following Error: ERROR: This version of Eldo does not include SSIM models ! How to Overcome this? Thank You.
  2. A

    [Moved]: FinFET Circuit Design : Models and PDK ?

    Thanks for the reply erikl, i have seen PTM website. My question is that even if i use PTM, Will it be good enough for fabrication of the design? What i understand is that these are predictive models good enough for simulation but may not represent the realistic situation in case of fabrication...
  3. A

    [Moved]: FinFET Circuit Design : Models and PDK ?

    Dear All, I want to design Circuits using Double Gate FinFET, which models should be used for this purpose. Also can i get a PDK for Designing Circuits with FinFETs what are the options? Any Help will be welcomed?
  4. A

    ERROR: This version of Eldo does not include SSIM models !

    Hi, I am trying to use 50nm Short channel model File for Simulating a design in ADK_DAIC tool from mentor using eldo simulator. I get the following error, "ERROR: This version of Eldo does not include SSIM models !" How to overcome this? The followinf is the model file im using...
  5. A

    GRO_TDC simulation in spectre ?

    The problem was solved. Instead of Spectre simulator, i used APS simulator along with some conditions and the problem was solved.
  6. A

    how to measure power of a mixed signal in cadence without power meter?

    Hi, I have a Circuit in which there is ring oscillator followed by counters,register and adders. The ring oscillator is Enabled and Disabled (gated ring oscillator) by a square wave signal. I want to measure power of the above circuit? I dont have POWER METER(NCSU library)? How do i...
  7. A

    GRO_TDC simulation in spectre ?

    Hi, I have a GRO_TDC(gated Ring Oscillator Time To Digital Converter) where i have a gated ring oscillator which is enabled or disabled by the input signal Square Wave (to be replaced with PWM). The ring oscillator generates multi phase 7MHz signal (when input is Vdd) and 0 (when input is 0)...
  8. A

    ADS 1213P 24 bit ADC programming problem ?

    Im using ADS1213P in slave mode and i am using ATMEGA32 to read data from it. I am first writting the instruction register(so as to write data to COMMAND REGISTER) then i am writting data to the 32bit command register.I am trying to do this when the DRDY(bar) goes low for the first time. then...
  9. A

    SPI Master Mode + ATmega32 read write problem?

    Im using SPI of atmega32 in master mode. First i want to write some data to the peripheral and then i want to read data from the same pheripheral. we can send data to peripheral in spi master mode. Question that i want to ask is : "How can we receive data from peripheral by using atmega32 SPI...
  10. A

    maximum length in 180nm technology ?

    Yes i agree and i am also doin the same............. but i was thinking of increasing the delay of single inverter and one of the way to do it is to increase the length which i have increased till 1um, the question is can i go beyond 1um?
  11. A

    maximum length in 180nm technology ?

    Hi all, I am using 180nm technology and i am designing circuits from transistor level. I have an inverter & i want to increase its propagation delay so i have kept its width minimum i.e. at 360nm and i am incresing the length. Now the minimum length we can use is 180nm, i want to ask what is...
  12. A

    How do i import VHDL Code into Cadence and simulate it?

    i have a vhdl code ...and we have standard cell in cadence in the front end. How can i import VHDL CODE into cadence and link it with standard cells and simulate it? Pl Help
  13. A

    Problem with Design of SOIC Footprint in Orcad10?

    Hello all, Im using orcad10 Layout plus and i want to design a footprint of 8 pin SOIC the problem is that i am not able to shrink the size of the pad in the top layer below a certain value and also i am not able to change the shape of the pad in the top layer. I am trying to design a PCB where...
  14. A

    ADS 1213P 22-bit ADC

    Thank u so much.Im very grateful to you for your help.
  15. A

    ADS 1213P 22-bit ADC

    Yes i completely agree with you but my first aim is to get it interfaced and get it working.Also, can you tell me proper grounding and shielding techniques so that we can minimize the noise.
See more

Part and Inventory Search

Back
Top