Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There is level one mosfet model in ahdl lib in cadence ''mos_level1'' I want to know if the equation for threshold voltage is correct in the model. It is given as
if (vbs > 2*phi) begin
vth = vto + gamma*sqrt(2*phi);
end else begin
vth = vto - gamma*(sqrt(2*phi - vbs)...
I am working on a design of TEG (thermo electric generator) using cmos process. layout is conducted using cadence but the design needs so called post cmos process etching to create cavity in the substrate. how this information can be delivered to the fab as it would not be included in GDS file.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
