Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If I'm not mistaken OrCAD supports VHDL-AMS, which is an extension of VHDL language for modeling in both digital and analog domains. This models don't apply only electrical signals (logic values, voltages and currents) but other parameters such as temperature and power. I would suggest, as...
Hi lahrach,
The first thing for you to know is to use Xilinx's XPS (EDK). If you are not familiar with it follow some tutorial searching in google. If your doubts come from the bitstream format the document to read is the Virtex-5 Configuration Guide. Info in this way is a bit confusing, I'd...
There are plenty of papers about this issue. If you're going to use Xilinx tools you could take a look into 'HWICAP' datasheet. Look also at "WhichEverFPGAItIs Configuration Guide".
I know this is an electronics forum, but don't forget about math!
The first formula is correct but not the second(and even less the third). This is the correct version of the second formula:
(cos A)^2 = 1 - (sin A)^2
It depends on which FPGA you're going to use. I imagine you're using a Xilinx one ("a single CLB"). If that's you're case i would suggest you to use EDK's HWICAP peripheral (if compatible). Take a look into the SW drivers and you'll find something to read from a single CLB.
Hope it helps you
Virtex-5 configuration guide explains the configuration memory addressing and how it corresponds to the FPGA layout, but of course it doesn't explain the internal correspondence between bitstream and logic blocks.
The words stored in the .bit file are NOT swapped yet. But the bit swapping you're showing in your post is not right, bits are swapped in every byte independently from the others.
In your example you would swap AA, 99, 55 and 66 and put them together again:
AA->55
99->99
55->AA
66->66
This...
Just open it with some bit-wise text editor (like ultraedit). The info inside corresponds directly with the configuration frames detailed in Virtex-5 Configuration Guide (I always reply you with the same phrase :D)
Hi Richard,
Have you tried filling the ICAP with some dummy words before sending the SYNC word? I'm not sure about this but I think the controller must have a kind of input buffer. By the way, you need to do bit swapping but at byte level: you swap bits in each byte independently from the rest...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.