Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by abhi_459

  1. A

    The minimum width of any metal line is 3 lambda. why?

    The minimum width of any metal line is 3 lambda. why?
  2. A

    How to generate a layout from architecture implemented using VHDL?

    Re: VHDL to LAYOUT write ur code in verilog..and use microwind software for generation of layout
  3. A

    I want to buy FPGA in Egypt

    visit the xilinx.com
  4. A

    CMOS realization of NAND and XOR in xilinx

    go to start menu ...xilinx .>>...accesorries>>>..xpower analyser...add ur program..chk the power summary
  5. A

    full adder using structural mode

    u can write the code for xor and or gate.. and call it in fulladder program as a component
  6. A

    Xilinx : How to calculate the Area for any program

    check the device utilization summay or synthesis report..after doing synthesis
  7. A

    How to Program PROM in Xilinx Spartan 3E starter Kit in ISE 12.3 Free Version

    u first make the ucf file...user constraint file in which u define pin location for input and output.. then add the fpga ..board to pc....and then implemnt the design ,...generate the bit file..that will dump into the fpga..
  8. A

    Difference between VHDL and Verilog

    1. Verilog is based on C, while VHDL is based on Pascal and Ada. 2. Unlike Verilog, VHDL is strongly typed. 3. Ulike VHDL, Verilog is case sensitive. 4. Verilog is easier to learn compared to VHDL. 5. Verilog has very simple data types, while VHDL allows users to create more complex data...
  9. A

    vhdl syntax problem

    if u change the n ..its value automatically change...or u can define n and its value in generic...or chk in if statement n is true or false
  10. A

    Which tool can generate VLSI layout from VHDL code?

    thank you yo all alliance is based on linux mode or window mode????
  11. A

    Which tool can generate VLSI layout from VHDL code?

    can anyone suggest appropriate method/steps to design the layout from vhdl code.....
  12. A

    Books on VLSI Back-end

    u can use CMOS Digital integrated circuit by kang TMH publishers
  13. A

    Model SIm6.0 errors ** Error: (vcom-11)

    unisim.vpkg cannot find try to update the license.dat file
  14. A

    Building FFT in VHDL _ Help needed

    vhdl, radix-4 can nyone have fft or dft vhdl code
  15. A

    diff between simulator and emulator

    can anyone explain the diff bet simulator and emulator

Part and Inventory Search

Back
Top