Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am doing a project on DMA controller. My project involves a 8085 kit acting as CPU, Xilinx Kit(CPLD)acting as DMA The transfer takes place from one 6264 memory ic to another. We have connected 8085 trainer kit through 8255 PPI using its 3 ports to CPLD and memory is connected to Xilinx kit...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.