Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by aaruljain

  1. A

    generated clock at two different nodes but referring to same clock

    Will there be differences in where the muxes are placed? At the end of clock-tree trunk or at the start of it. What I mean is that the clock output coming out of muxes will see bigger skew if the generating node was at the flop, although the flops being driven will not see any difference. I...
  2. A

    generated clock at two different nodes but referring to same clock

    Hi, I have a divide-by-2 clock in the design which is then muxed with TEST_CLK and also another functional clock before being used in the design. Now my question is what is the difference between creating a generated clock at the output of divider and creating a generated clock at the output...

Part and Inventory Search

Back
Top