Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
making conductivity standards
Hi all
How to make a liquid solution with known permitivity, permeability and conductivity at cerntain frequencies. Is there any recipe for this purpose?
Thanks
Aaron
Hi all
How to make a liquid solution with known permitivity, permeability and conductivity at cerntain frequencies. Is there any recipe for this purpose?
Thanks
Aaron
conductivity and 16452a
Hi all
How to make a liquid solution with known permitivity, permeability and conductivity at cerntain frequencies. Is there any recipe for this purpose?
Thanks
Aaron
When I run the transient simulation of my design in Cadence, I get a warning : the value of "ikf" should be nozero ignored
I am going to tapeout this chip quite soon and does this warning matters?
Thanks
Aaron
Hi All
Right now, I am considering to desing an IC which could sense the temperature. I only have access to common process like TSMC 0.18, thus I can only use techniques within the chip. Can you give me some suggestion?
Thanks
Aaron
yes, in fact the specified number of the threshold is 100mV
if there is some circuit more than positive feedback that will be nice
The reson why I mentioned positive feedback is that this kind of circuit would generate very large current in a short time, which would help to discharge
positive feedback circuit
Hi all, I need a positive feedback circuit design, the application is like this :
Monitor the voltage of one specified point (this point could be modeled as a capacitor) if the voltage of this point goes beyond a threshold (about 100mV) , the positive feedback...
Hi all
My research lab needs a low profile implantable antenna. Right now, we just have some vague specs
1) MICS /UWB/ ISM/ WLAN ALL THESE BANDS are acceptable to us (my concern is if you choose higher frequencies, probably you will get more difficulties )
2) low profile: at most...
Right now, I am doing the lvs of my circuit and layout and I always get error: in the schematic, the circuit has 3 pins and in the layout, I also create 3 pins and their labels but when I do the lvs, I get the error "different number of ports in layout and schematic" which means that calibre...
Sorry to bother you all
I did the close loop AC simulation of the gain and phase vs frequency (unity gain buffer connection of my OPAMP) and i put them in the attached
can you help me confirm is it OK?
In fact, I do not quite understand how to judge the stability directly from the close...
thanks
1 do both close and open loop ac analysis for PM and GM for open loop case, I draw the gain vs frequency and phase vs frequency curves and find the phase of the frequency at which the gain is unity, then PM=180 - that phase, but what about the close loop method ? can you...
thanks
well, in fact, if taking the process variation or other uncertainty into account, I just want to know whether is it risky to fabricate this circuit into a chip, in real tape out, maybe the circuit would have a larger ripple and longer settling or even oscillation
Aaron
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.