Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I would suspect the offset present at the input. For the transistors in quiescent state and offset cancelled circuit the output DC voltage should be at midpoint the power supply, which will enable us to provide maximum output swing.
Hi,
But i doubt as the CMOS non-inverting input (floating input) should have a noise voltage which provides Vgs -Vth such that the input transistor should be turned ON. Otherwise no current flow will be there in the circuit. Similarly the Vin on the inverting terminal could be a small signal...
I would suggest you to look at Microchip site, where you can get a number of examples!!. You have to configure USART Tx & Rx interrupts. You should also configure correct baud rate.
Hi ,
Has anyone used any high frequency ( DC to 1GHz) multiplier for some application? Could you please tell me some ICs that will do the same job?
Many Thanks
Yeah actually if we use DIVA for DRC running then from the same tab ie verify ->markers-> delete all will turn off the DRC error highlights...
and if we use Assura same is done by close ELW on the File menu of error layer window..
Hi All,
I have a basic doubt may be it is stupid. I am working with the design of a 8 bit DAC and for better matching I have to follow common centroid geometry and have to add dummy elements. But when we run LVS will these dummy elements be considered as extra instances and Will the LVS show...
This is the simplest DAC one can see and it is having its own problem. I am using this, to be familiar with Layout. Here the transistor size ratio are 32 , 16, 8, 4 , 2 ,1 and the transistor having the large size carries the bias current and ofcourse that determines the bias voltage. All other...
@jgk2004 but I couldn't see such an option, may be I am just in to the lay out!!
@Jimito12 But I used the normal DIVA rules for running the DRC and not using the Assura now..
LSB carries 15 uA.. and the bias curret is 32*15uA. So I have a total of 63 transistors in my circuit. I am little confused now.Waht is the difference between DAC transistors and current mirror transistors according to you?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
