Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Zero Wire load model in DC Synthesis

Status
Not open for further replies.
V

vcnvcc

Full Member level 2
Joined
Jul 21, 2006
Messages
132
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
2,210
with ref from this Thread - https://www.edaboard.com/threads/117998/

1. I have understood in ZWLM - Zero wire load model, R & C value is '0' but still not sure about other parameters like area, slope, fanout = ?

2. People are suggesting that I can write ZWLM on my own using libray compiler
How to do it?
- Do I have to use std cell library for that?
- Is it a seperate file will be created call ZWLM? or it will be placed inside std cell library?

Can you please clarify?? Thanks..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top