Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Zero padding a image in VHDL

Status
Not open for further replies.

Naveen Shankar

Newbie level 1
Joined
Dec 15, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Hi all,

I have a question in VHDL programming. I am working on "median filtering for image de-noising" in VHDL. Can any one suggest me how to zero pad a 64x64 image in VHDL??
 

run a line and pixel counter, and put 0's where needed.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top