Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

zadoff chu generation using verilog

Status
Not open for further replies.
S

sagar_eda

Junior Member level 1
Joined
Jan 15, 2010
Messages
15
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
chirala
Activity points
1,390
hello everyone. i want to generate Zadoff Chu sequence using verilog HDL. any suggestions are welcome, Thanx in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top