Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

XST synthesis error of an address sequence generator in Verilog

Status
Not open for further replies.

samcheetah

Advanced Member level 2
Joined
May 25, 2004
Messages
646
Helped
39
Reputation
78
Reaction score
10
Trophy points
1,298
Location
Pakistan
Activity points
6,916
i have made an address sequence generator in verilog. the following part gives the error

Code:
always @ (negedge init or negedge rst)
	begin
		if(rst==0)
		begin
			first = 14'b00_0000_0000_0000;
			last = 14'b00_0000_0000_0000;
			addr = 14'b00_0000_0000_0000;
			count = 13'b0_0000_0000_0000;
		end
      .
      .
      .
      end

and i get the following error

Code:
ERROR:Xst:880 - seq.v line 47: Cannot mix blocking and non blocking assignments on signal <count>.
ERROR:Xst:880 - seq.v line 48: Cannot mix blocking and non blocking assignments on signal <addr>.
ERROR:Xst:899 - seq.v line 17: The logic for <first> does not match a known FF or Latch template.
ERROR:Xst:899 - seq.v line 18: The logic for <last> does not match a known FF or Latch template.
ERROR:Xst:899 - seq.v line 48: The logic for <addr> does not match a known FF or Latch template.
ERROR:Xst:899 - seq.v line 47: The logic for <count> does not match a known FF or Latch template.
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
638
Reputation
1,274
Reaction score
89
Trophy points
1,328
Location
USA
Activity points
33,176
xst 880

Need to see a full module, not just a code fragment.

Asynchronous reset can cause all sorts of problems.
 

samcheetah

Advanced Member level 2
Joined
May 25, 2004
Messages
646
Helped
39
Reputation
78
Reaction score
10
Trophy points
1,298
Location
Pakistan
Activity points
6,916
xst 899

never mind. i dont know how i managed to write such stupid code that did nothing with the clock input. anyway its sorted and i have made the reset input synchronous with the clock.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top