Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx Virtex 6 Maximum clock frequency of design ?

Status
Not open for further replies.

vyasa

Newbie level 1
Joined
Jun 20, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,286
I am using Xilinx ISE 12.4 and Virtex6 Lx75t speed grade -3 device. the design shows a maximum clock frequency of 1100 MHz in post-place and route static timing report. Is it possible to achieve this high speed in the virtex6 fpga?

When i do a post PAR simulation at around 800 MHz , the design shows timing errors?
Is the tool not showing proper results?

Please help.


Thanks in Advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top