Xilinx virtex 4 I\O specification

Thread starter gmittal
Start date Oct 30, 2008

Status: Not open for further replies.

Oct 30, 2008

gmittal

Junior Member level 1

HI All

I am using a converter in my design whose output rate is 750 Msps. I have to interface this converter with the FPGA. The output data of the converter is LVDS DDR.I know Altera stratix II GX can go up to 717 MHz (please correct if I am wrong).
I read the Virtex 4 datasheet but could not find out the maximum speed Virtex 4 can handle.

I would really appreciate If anyone knows that number or point me to the correct document where I can find this information.

Thanks

Status: Not open for further replies.

Similar threads

E
Signal I/O standard for GTH and GTR
- Started by engr_joni_ee
- Aug 28, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
Z
Xilinx Foundation 1.3 (old) software - student edition anyone?
- Started by Zag4cpld
- Jun 5, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
M
[SOLVED] Virtex II Pro doesn't work properly
- Started by MSAKARIM
- Nov 4, 2022
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
Z
[SOLVED] What command can save out existing flash and then save it back on Xilinx Alveo U280
- Started by zzzhhh
- Jun 12, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design

Xilinx virtex 4 I\O specification

gmittal

Junior Member level 1

Similar threads

Privacy & Transparency

Privacy & Transparency