Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx synthesis and PNR flow

Status
Not open for further replies.

beowulf

Member level 4
Joined
Jan 19, 2005
Messages
69
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
581
Hello all,
I want to understand the synthesis and PNR flow for xilinx families. Is there a single (or maybe a couple) document that describes:

1. Directory structure for the design (rtl/syn/ etc) that is expected by ISE
2. Setting up script files for command line
3. List of files and reports generated by ISE (Very IMP)
4. How to read basic timing reports and their format
5. An example flow

I tried looking through xilinx documentation, but theres so much there that I was lost after a while.

Can a xilinx expert help me put things in the right perspective.

Thanks,
Beo
 

devas

Full Member level 2
Joined
Jun 16, 2009
Messages
129
Helped
42
Reputation
84
Reaction score
11
Trophy points
1,298
Activity points
2,004
Hi,

A starting point:

- Xilinx Synthesis: XST User Guide (UG627)
- Command Line Syntax/Tools: Command Line Tools User Guide (UG628)

Devas
 

beowulf

Member level 4
Joined
Jan 19, 2005
Messages
69
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
581
Thanks for the pointers...I and looking at the Command line syntax user guide.
I remember there was a flow diagram that nicely showed what file is generated at which level of the flow. I am trying to find that document.
Also looking for a complete example script with the constraints set.

Thanks
Beo
 

beowulf

Member level 4
Joined
Jan 19, 2005
Messages
69
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
581
I was looking for something similar...sorry, its a bit untidy. I guess the prom file is .mcs or something. Please point out if there are any mistakes
 

devas

Full Member level 2
Joined
Jun 16, 2009
Messages
129
Helped
42
Reputation
84
Reaction score
11
Trophy points
1,298
Activity points
2,004
Hi Beowulf,

Your schematic looks fine to me. I do not know the output file of promgen. I have never used it.
I am not aware of a Xilinx document with such a schematic. Even it makes sense for every designer.

Devas
 

permute

Advanced Member level 3
Joined
Jul 16, 2010
Messages
923
Helped
295
Reputation
590
Reaction score
268
Trophy points
1,343
Activity points
8,543
there's also TRCE and DRC, which mainly generate reports. the DRC report is usually worthless.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top