Non AMP

Xilinx Syn RAM in Our Design ?

Thread starter Mkanimozhi
Start date Sep 3, 2009

Status: Not open for further replies.

Sep 3, 2009

#1

Mkanimozhi

Full Member level 4

Hi friends,
How to use the xilinx synchoronus Ram in our , how to use this component in our design .

Regards,
Kanimozhi. M

Sep 3, 2009

#2

Mad I.D.

Member level 1

Do you mean BRAM ?

If yes, I will help you

Sep 7, 2009

#3

P

palai_santosh

Member level 1

To start with you can use Xilinx coregenerator->block memory generator .

Status: Not open for further replies.

Similar threads

K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
K
LPDDR4 RAM speed reduced by half when boards are separated
- Started by kakiitek
- Apr 23, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
Z
Xilinx Foundation 1.3 (old) software - student edition anyone?
- Started by Zag4cpld
- Jun 5, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
H
How to translate design circuit in ADS (Agilent Design system) to MATLAB CODE
- Started by hanen88
- Jun 3, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
when I intialize block RAM and I want to use block RAM in a FOR I faced with this invalid memory name?
- Started by stackprogramer
- Oct 22, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design