Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx Spartan 3 - DCM

Status
Not open for further replies.

Mudugamuwa

Newbie level 6
Newbie level 6
Joined
Sep 26, 2006
Messages
12
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,361
dcm in spartan

I want to increase the clock twice using DCM. Could anyone exactly tell me the procedure. Thanks.

Best regards,
Mudugamuwa
 

dcm xaw verilog instantiation

Use Xilinix Architecture Wizard(XAW). It is fully graphical so its just click-and-go. It will generate a HDL(Verilog/VHDL) file, which you can instantiate in your project. XAW also supports other architectural features that are specific to the part you are using. Incase you didn't know, XAW is accessible from the "Accessories" menu in your Start->Programs Menu.
 

kishore2k4 said:
Use Xilinix Architecture Wizard(XAW). It is fully graphical so its just click-and-go. It will generate a HDL(Verilog/VHDL) file, which you can instantiate in your project. XAW also supports other architectural features that are specific to the part you are using. Incase you didn't know, XAW is accessible from the "Accessories" menu in your Start->Programs Menu.

Hi,

Thanks! I could make the VHDL coding for that. But the simulation didn't give me expected results. Does simulation work fine, with the generated module?

Best regards,
Mudu
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top