Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx settings for place and route or synthesis

Status
Not open for further replies.

master.ro

Member level 1
Joined
Apr 18, 2006
Messages
38
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Location
Romania
Activity points
1,523
Hello!
I have minimal experience with Xilinx and now I have to do a project with itXilinx.
For this I use Xilinx 8.1i.
Which are the settings for best result in synthezis, place and route?
 

bansalr

Full Member level 3
Joined
Dec 22, 2005
Messages
152
Helped
20
Reputation
40
Reaction score
5
Trophy points
1,298
Activity points
2,165
Re: Xilinx Settings

For synthesis define clocks frequency, retiming option.
optimization for speed.

2. For place and route define clock frequency. give map and par effort level high.
provide a constarint file with pin locking, clock frequency, false path.
 

    master.ro

    Points: 2
    Helpful Answer Positive Rating

master.ro

Member level 1
Joined
Apr 18, 2006
Messages
38
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Location
Romania
Activity points
1,523
Re: Xilinx Settings

Thank you!
I'm waiting more tips & tricks in Xilinx utilization and configuration!
 

super luan

Newbie level 2
Joined
Aug 3, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
Xilinx Settings

For synthesis,you can do as what bansalr said.
But for p&r, you should set high level restrainedly.
Because high leve will cost long time.
You can find " Design Performance and Runtime Strategies For FPGAs" in ISE HELP. This will be helpful for you.
Thanks!
super luan
 

s3034585

Full Member level 4
Joined
May 24, 2004
Messages
227
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,091
Re: Xilinx Settings

Hi
You can also set the nelist option dependaning on your design in synthesis. I agree with super luan for setting the effort level to high for P&R. It also depands on how big is ur design. If your design is almost using approx 95% plus slices in the fpga then in this case you might set the effort level to high. It take a very long time to complete. you can also generate post place and route models for post P&R functional verification.

tama
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top