Xilinx Power Analysis of BRAM with XPE

Status
Not open for further replies.

wtr

Full Member level 5
Joined
May 1, 2014
Messages
299
Helped
29
Reputation
58
Reaction score
25
Trophy points
1,308
Activity points
4,108
Hello all,

I've been assigned to analysis someones power budgets for a Zynq device.

At a glance the person has the BRAM operating at 5W.

The model uses the following configuration
name - uram0/tdpram
block Rams - 256
mode - ram18 (this primative...is it 18 bits or 18kilo bits?)
toggle rate - 50%
clock - 400MHz
enable rate - 100%
bit width - 18 (data bus is 16, but 8 bits are parity i believe)
write mode - read first
write rate - 50%
(port B same)

My main concern is the block rams of 256
Is this actually equating to 256 * 18K bits?

Regards,
Wes
 

My main concern is the block rams of 256
Is this actually equating to 256 * 18K bits?

Regards,
Wes
yes it's 256 18K-bit RAMs. FYI only a checkerboard or similar pattern is 50% toggle rate for RAM data.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…