Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx JTAG Download Problems

Status
Not open for further replies.

hanstarro

Newbie level 5
Joined
Sep 17, 2002
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
75
We are using X2VP4, X2VP7, and X2VP50s. We encountered severe problems when downloading to the bigger FPGA X2VP50.

The problem is with ise 6.2.03i that the done pin never goes high. With ise 6.2.02i the download works (done pin goes high), but the FPGA cannot get loaded twice. Means I have to power down the device.

Why can this problems occur?

-h
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top