Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx Core Generator : FIR-compiler

Status
Not open for further replies.

thoth

Newbie level 2
Joined
Dec 17, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,296
Hi all.
I have newbie question about Xilinx Core Generator: FIR-compiler.

When I start the core ( FIR-compiler ) , and try to customize its parameters, I can change nothing. Just can't select anything except entity name, and provide name of coe file.

I tried do the same in another computers, and had exactly same issue.
I checked on Xilinx site, and found that FIR-compiler is FREE for use.
I have ISE-Webpack installed, so it must work.

Googling not helped, so if anyone could explain me what I do wrong, please.

Best.
 

Ilgaz

Advanced Member level 4
Joined
Sep 18, 2009
Messages
113
Helped
15
Reputation
32
Reaction score
11
Trophy points
1,298
Location
Ankara,Turkey
Activity points
1,992
You may write a top module and instantiate FIR declaration into your top module.
You need to do port mapping and you can give inputs from that top module and can get outputs..
 

xtcx

Advanced Member level 1
Joined
Dec 22, 2007
Messages
494
Helped
65
Reputation
130
Reaction score
58
Trophy points
1,308
Location
Bangalore, India
Activity points
5,003
Are you getting any information regarding the completion of the I core generation?...Can u generate the VHDL or Verilog code?...Check in the destination folder if it has generated.If so, just port map with the instance name
 

thoth

Newbie level 2
Joined
Dec 17, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,296
Hi.

1) I can generate VHDL/Verilog Code.
2) I can't provide during generation process, needed parameters. Just can't change any fields you see in Core-Generator. The only thing I can do, during generation process is typing "next,next,next" :(

Best.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top