Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

x/y ratio for matching capacitor

Status
Not open for further replies.

angyp

Newbie level 5
Joined
May 18, 2004
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
130
if i want to match two caps 4nF and 2.8nF
What X/Y ratio is required to achieve a non-unit size cap ratio
K of 2.8? Assume unit size cap is 6umX6um.
just roughly state out the calculation.
 

borodenkov

Full Member level 2
Joined
Mar 2, 2004
Messages
128
Helped
15
Reputation
30
Reaction score
4
Trophy points
1,298
Activity points
1,264
Use unit caps to create your two caps. The unit capacitance can be 0.4nF in your case.

btw, where do you need such huge capacitances???
I would be expect the same numbers in pF...
 

fatbear

Junior Member level 3
Joined
Jul 22, 2002
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
173
It's hard to integrated so large caps in IC technology. For the popular technology now, such as 0.18 micron to 0.35 micron CMOS technology, the unit cap value of MIM cap is about 1fF/um^.
 

borodenkov

Full Member level 2
Joined
Mar 2, 2004
Messages
128
Helped
15
Reputation
30
Reaction score
4
Trophy points
1,298
Activity points
1,264
For example, in TSMC 0.18u mixed-signal/RF process the maximum MiM capacitor is around 950 fF (30u x 30u) and maximum pmos or nmos cap - around 17 pF
 

angyp

Newbie level 5
Joined
May 18, 2004
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
130
Oops I am sorry. i am just giving an example.i knew the way of using unit capacitor to get the matching, but i am doubted with the formulas which are given.

the formulas are as below:
for the layout of two capacitors with the ratio being non-integer, given a square capacitor C1 with each side being X to achieve a matched capacitor C2 with a ratio of C2/C1=K, the two dimensions X2 and Y2 of the rectangular capacitor should satisfy the following conditon

K=C2/C1=X1*Y1/X*X (area)

K=C2/C1=X1+Y1/2X (perimeter)
from these two formulas we can obtain the X1,Y1 values by using for good matching of these two capacitors.
what u all think of the above assumption?
 

Humungus

Full Member level 6
Joined
Jul 10, 2001
Messages
384
Helped
41
Reputation
82
Reaction score
14
Trophy points
1,298
Activity points
3,985
Just make your unit capacitor of 0.4pF. So, 7 x 0.4 equals 2.8 and 10 x 0.4 equals 4. The use common centroid structure to improve your matching.
 

uladz55

Full Member level 3
Joined
Mar 11, 2004
Messages
156
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,298
Activity points
1,603
when u use unit capacitor, u don't need care about X and Y (suggestion to use shape of unit capacitor more close to square - this case is more tolerant of process deviations ).

In ur example, may be better to choose 0.2n unit capacitor (or less), because in this case u will get 14 + 20 =34 unit capacitors. Adding another dummy capacitor u will get 5(raw)x7(column)=35 unit capacitors.
Also u need to add another 8x2+5x2=26 dummy unit capacitors around ur main 34 +1 dummy capacitors.

For 0.4n unit capacitor u need to add 6x2+3x2=18 dummy unit capacitors to 14 main + 1 dummy unit capacitors. So u will waste more chip space for dummy capacitors.
 

Sunrising

Newbie level 6
Joined
May 10, 2004
Messages
14
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
110
Does the dummy capacitor on the edges need to be the same size as the unit capacitor? Can we use the dummy capacitor as minimum size according to the design rule, while keep the space between it and the main capacitors same as that between the other main capacitors?
By the way, for double poly capacitors, shall we pay attention to the space of both poly layers? Or only consider the top layer is enough? (For in most cases, the top layer is smaller than the bottom layer, so the capacitors' value is mainly determined the top layer.)
 

uladz55

Full Member level 3
Joined
Mar 11, 2004
Messages
156
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,298
Activity points
1,603
It's acceptable to use dummy-edge capacitors size differs from unit capacitor size, because the the same space between capacitors is more important.

Both poly layers space is important because they also have fringe capacitance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top