blach100
Junior Member level 3
- Joined
- Jul 15, 2011
- Messages
- 30
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,286
- Activity points
- 1,483
hi guys ,
is writing into a file in VHDL module happening after synthesizing or after simulation?
is writing into a file in VHDL module happening after synthesizing or after simulation?