Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

write_spice_deck in primetime: extracted netlist format

Status
Not open for further replies.

kaisopos

Newbie level 4
Joined
Jan 31, 2010
Messages
6
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,329
hi all,

I am using the command write_spice_deck of primetime because I want to simulate a path of my design in spice:

write_spice_deck -output <spice_file> -sub_circuit_file <extracted_netlist> $timing_path

however, primetime complaints for the format of my extracted netlist:

Warning: SPICE pin 'BULK!'/'VSS'/'VDD' for cell 'xxx' is not in the library. (DES-039)

My extracted netlist has many subckts that look like this:

--------------------------
.subckt NAME C VSS VDD B A Y bulk!
*
* bulk! bulk!
* Y Y
* A A
* B B
* VDD VDD
* VSS VSS
* C C
(nodes, parasitic capacitances, etc....)
--------------------------

I assume that if I add the PININFO for these pins ('BULK!'/'VSS'/'VDD') the problem will get resolved, so I add this line right below the .subckt line:

*.PININFO C:I VSS:B VDD:B B:I A:I Y:O

..and now I get another warning:

Warning: No SPICE pin order info for cell type 'xxx'. (DES-037)

anyone is familiar with this warning and can tell me what I did wrong?

thanks a bunch!
 

kaisopos

Newbie level 4
Joined
Jan 31, 2010
Messages
6
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,329
I got it solved. The issue was that VSS, VDD, bulk! should be declared as global and be removed from .subckt

ie:
*.GLOBAL bulk!
*.PIN bulk!
 

Oveis.Gharan

Full Member level 4
Joined
Oct 21, 2006
Messages
197
Helped
34
Reputation
68
Reaction score
25
Trophy points
1,308
Location
Iran
Activity points
2,502
Dear Kaisopos
Could i ask that what is the sequences should i follow that i could finaly use write_spice_deck option?

Thanks in advance.
Oveis
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top