Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

write operation of 6T sram

Status
Not open for further replies.

onion2014

Member level 1
Member level 1
Joined
Mar 25, 2013
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
NY
Visit site
Activity points
1,574
Hi all,
I have a question about write operation of 6T sram

I know for sram read:
phy2 : Precharge both bitlines high
phy1 : Then turn on wordline, One of the two bitlines will be pulled down by the cell

for sram write, my question is that during phy2, does the bitline and bitline_bar need to be precharged? I got this question from a tutorial because it says:
for SRAM Write:
Drive one bitline high, other low
Then turn on wordline, Bitlines overpower cell

from the schematic, the bitline conditioning circuit is always there. it seems that for write operation, the bitline and bitline_bar are still need to be precharged in phy2. and during phy1, one of the bitline or bitline_bar discharges.

Thanks,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top