Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A simple understanding is that a parasitical diode exists between the bulk of NMOS and PMOS, so in order to insure this parasitical diode is reversed, connect the bulk of NMOS to GND and the bulk of PMOS to VDD. Pls see the below picture!