Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why we give tester timing parameter during scan synthesis with DC?

Status
Not open for further replies.

megastar007

Member level 4
Joined
Feb 20, 2007
Messages
71
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,288
Location
Munich
Activity points
1,662
Can any one explain clearly why we give tester timing parameter during scan synthesis with DC(DFT compiler) like


set test_default_period xxx
set test_default_delay xxx
set test_default_bidir_delay xxx

etc
 

Re: DFT

DFT Compiler can write out a test protocol file that can be used directly by TetraMAX. Theat's the main reason, I believe...

John
DFT Digest
 

DFT

i hav not given this though !! i think these r variables which r defined in root .synopsys.setup_dc

check that out!!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top