Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why we do hold analysis after cts?

Status
Not open for further replies.

jitendravlsi

Full Member level 2
Joined
Jul 21, 2008
Messages
132
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
2,136
hold check after cts

hi ALL,

Plz tell me

why we do hold analysis after cts?
why we cant do before cts?
 

Re: hold check after cts

Hold time problems are easier to solve compared to Setup time problems.

Hence Goal is to solve setup time problems first during synthesis.
and worry about hold time problems later (after CTS).
 

Re: hold check after cts

dear,

if this is the case then we could do first setup analysis and then hold analysis before cts itself, but this is not possible to do both before cts.

urs may be one of the reason,

but there would be some more specific reason behind this logic..

any body else?

by the way thanks for quick reply..
 

you want to get an accurate timing before you start hold analysis...
for my experience we usually wait until we have fixed all setup problem...
 

hi dear

thanks for reply.

but still i am not satisfied with answers..
 

one of the reason is due to clock tree and clock skew which play crucial factor for hold timing analysis. You can have real clock tree and clock skew only after place and route. I hope you understood what i am trying to say. If not let me know, we can discuss further

Regards,
dcreddy
 

Dear Reddy,

Thanks for reply...

though you tried to give some proper reason, but still I am not fully satisfied with the answer.

please explain in more detail...

1) what will happen if we do hold analysis before cts?
2) how the hold analysis will be different before and after cts?

please help me to understand this concept.

thanks
Jitendra
 

Hi Jitendra,

Clock will be propagated only after CTS, till then it will be in Ideal mode i.e delay in the clock path will not be calculated which is optimistic for hold analysis. That is why hold violations will be checked after CTS.

Hope I answer your doubt.

Regards.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top