Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why we are not putting Dummy above the Gate of MOS?

Status
Not open for further replies.

amitabh262002

Member level 2
Joined
Jul 24, 2007
Messages
49
Helped
8
Reputation
16
Reaction score
6
Trophy points
1,288
Activity points
1,661
HI All,
can any one tell me why we are not putting Dummy above Gate of MOS,as we are putting dummy at sides of MOS.


Amitabh
 

Re: Why Dummy for MOS

The long edge of the poly gate is much more sensitive to process fluctuations than the short edge of the transistor channel (by costruction).
If you have high CD line variation (the long poly line has irregular edges), the effective length of the transistor is not precise at all.
In order to reduce this error, side dummy MOS are placed to draw a uniform poly pattern and have a good poly printability.
 

Re: Why Dummy for MOS

dalraist said:
The long edge of the poly gate is much more sensitive to process fluctuations than the short edge of the transistor channel (by costruction).
If you have high CD line variation (the long poly line has irregular edges), the effective length of the transistor is not precise at all.
In order to reduce this error, side dummy MOS are placed to draw a uniform poly pattern and have a good poly printability.
agreed... it used to makesure we can minimize the variation during process... pls take note that we can only minimize it..... the dummy is dropped in order for the operational transistor to see the same invironment at both side source and drain....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top