Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why verilog is known as RTL language?

Status
Not open for further replies.

akrlot

Member level 3
Joined
Jan 14, 2005
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
450
verilog hdl

hi;
why verilog is called as RTL langage?
could you give links/ebooks about verilog.Thx
 

adap

Member level 5
Joined
Feb 16, 2005
Messages
93
Helped
12
Reputation
24
Reaction score
1
Trophy points
1,288
Activity points
2,261
verilog hdl

When Verilog is used in RTL level then flip-flops (registers) are used. For this reason is called Register Transfer Level.
For ebooks have a look at the forum for Ebooks Upload/Download.
 

    akrlot

    Points: 2
    Helpful Answer Positive Rating

nemolee

Full Member level 3
Joined
Dec 28, 2004
Messages
155
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
1,467
Re: verilog hdl

Not only verilog but also VHDL, if the code you write is based on Register Transfer Level, it is called RTL.
 

    akrlot

    Points: 2
    Helpful Answer Positive Rating

Wardong

Junior Member level 2
Joined
Feb 14, 2005
Messages
20
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
183
Re: verilog hdl

there are some books on verilog in the forum,u could search
 

    akrlot

    Points: 2
    Helpful Answer Positive Rating

always@smart

Full Member level 4
Joined
Feb 8, 2002
Messages
195
Helped
15
Reputation
30
Reaction score
7
Trophy points
1,298
Location
ASIA
Activity points
2,027
Re: verilog hdl

adap said:
When Verilog is used in RTL level then flip-flops (registers) are used. For this reason is called Register Transfer Level.
For ebooks have a look at the forum for Ebooks Upload/Download.


-----------------------------------------------------------------------------------------

yes, what adap mentioned is what we also called "synthesizable verilog code". at RTL level, logic change depends on the clock for synchronize design. there is another level called behavirol level, in this level you just describe how ur design may function, it doesn't have to be in logic and register level, hence it's not synthesizable code.



hope i help u.

regards,
smart
 

    akrlot

    Points: 2
    Helpful Answer Positive Rating

baonguyenpro

Member level 2
Joined
Oct 13, 2006
Messages
45
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Activity points
1,484
Re: verilog hdl

h**p://www.dientuftp.com/down/verilog
 

mingcol

Newbie level 5
Joined
Aug 18, 2006
Messages
10
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,331
verilog hdl

verilog can be used for RTL description in front end design, besides, verilog can be for behavial description, extent to a good verifacation language via PLI, and many netlist can be in a verilog format.
 

vinod_g

Member level 4
Joined
Nov 29, 2006
Messages
71
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,288
Activity points
1,681
Re: verilog hdl

Any code that is synthesizable is called RTL. means register transfer where the created code synthesize to registers and the flow of data through that registers
 

anishrai

Member level 1
Joined
Nov 13, 2006
Messages
37
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,475
Re: verilog hdl

Check out verilog by samir palnitkar....i think ur doubts wil be cleared...u could search for it in this forum
 

vinod_g

Member level 4
Joined
Nov 29, 2006
Messages
71
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,288
Activity points
1,681
Re: verilog hdl

all synthesizable HDL are called RTL . BOOKs u can search from forum ,net......
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top