Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why V0/Vi is less than unity gain if RL is finite?

Status
Not open for further replies.

wjxcom

Full Member level 5
Joined
Sep 7, 2005
Messages
278
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Activity points
3,800
less than unity gain

Hi, all: look at this circuit please. In this circuit, as Vi decrease from the value that forces V1=0, V1 increase and V0 follows but with less than unity gain if RL is finite.

I do not know why there have less than unity gain if RL is finite?

Help me, Please!!
 

jlee

Member level 3
Joined
Feb 8, 2006
Messages
55
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,288
Activity points
1,896
Do you mean Vo/Vi < 1, or Vo/V1 < 1 ?

From what I see, the left half of the circuit is a class-AB output stage. The right half of the circuit is unity-gains stage. Combining as a source-follower output stage, the output voltage Vo tracks V1. When the loading RL is finite, there will be current flowing through RL. This current is supported by M1/M11, or M2/M22. More current through transistors means a bigger Vdsat. Therefore, when V1 increases, Vo doesn't increases as much as V1 due to the bigger Vdsat. So the gain is a little bit < 1 .... actually it should be very close to 1.

On the other hand, Vo/Vi does have gain... gain can be > 1.
 

wjxcom

Full Member level 5
Joined
Sep 7, 2005
Messages
278
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Activity points
3,800
Hi, jlee: you said that "The right half of the circuit is unity-gains stage", would you explain detailed why?

thanx you!!
 

mists

Full Member level 5
Joined
May 14, 2002
Messages
277
Helped
22
Reputation
44
Reaction score
9
Trophy points
1,298
Location
China
Activity points
1,281
also please refer gray's book for class ab output stage, it is on about page 390.
 

wjxcom

Full Member level 5
Joined
Sep 7, 2005
Messages
278
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Activity points
3,800
hi, mists: in fact, this circuit is the output stage that introduced in Gray's book. And Gray does not say why "as Vi decrease from the value that forces V1=0, V1 increase and V0 follows but with less than unity gain if RL is finite. "
 

pixel

Advanced Member level 2
Joined
Sep 16, 2004
Messages
511
Helped
69
Reputation
138
Reaction score
16
Trophy points
1,298
Activity points
3,992
In the input part of the circuit there are PMOS and NMOS branches in source follower configuration to the output (for M1,M2 signal flows from gate to source).
Source followers with NMOS have bulk-effect problem, which results in NMOS source follower gain less than 1.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top